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DATA COMPRESSION USING EFFICIENT DICTIONARY
SELECTION METHOD
SRITULASI ADIGOPULA, P.BALANAGU & N.SURESH BABU
Department of Electronics and Communication Engineering,
Chirala Engineering College, Chirala.
Abstract: With the increase in silicon densities, it is becoming feasible for compression systems to be implemented in chip.
A system with distributed memory architecture is based on having data compression and decompression engines working
independently on different data at the same time. This data is stored in memory distributed to each processor. The objective
of the project is to design a lossless data compression system which operates in high-speed to achieve high compression rate.
By using the architecture of compressors, the data compression rates are significantly improved. Also inherent scalability of
architecture is possible. The main parts of the system are the data compressors and the control blocks providing control
signals for the Data compressors, allowing appropriate control of the routing of data into and from the system. Each Data
compressor can process four bytes of data into and from a block of data in every clock cycle. The data entering the system
needs to be clocked in at a rate of 4 bytes in every clock cycle. This is to ensure that adequate data is present for all
compressors to process rather than being in an idle state.
Keywords: Dictionary Selection Method, decompression, test compression.

second one slows down performance, as the
additional test circuitry is part of the data path.
Moreover, some effort is required to show that the
test circuitry is fault free, too.
Our approach solves these problems by selecting
efficient dictionary selection algorithms, to improve
the compression efficiency without introducing any
additional decompression penalty. Our experimental
results demonstrate that our approach produces up to
30% better compression compared to existing
dictionary-based approaches.

1. INTRODUCTION
Data Compression methodology is one of the most
important techniques for testing large and complex
systems. The efficiency of
implementation is
characterized by the test length and the hardware
overhead required to achieve complete or sufficiently
high fault coverage. It is as shown in figure 1
An on-chip decoder decodes the compressed test data
from the memory and delivers the original
uncompressed set of test vectors to the design-undertest (DUT).

2. RELATED WORK
Dictionary-based compression techniques have been
recently used to reduce the test data volume in SOCs.
Li et al. and Reddy et al. used fixed length dictionary
entries to reduce test data volume. Dynamic
dictionaries along with LZ77 technique has been used
byWolff et al. Wurtenberger et al. have proposed a
test data compression method by remembering the
mismatches with the dictionary entries.
A detailed comparison between their approach and
ours is provided at the end of this section. We have
proposed a bitmask-based compression technique,
which renders significantly better results than Li et al.
[1], as demonstrated in Section VI. Bitmask-based
compression was developed by Seong et al. [6] for
code compression in embedded systems.We have
employed a modified version of the bitmask-based
compression technique in our test data compression.
Our results have demonstrated significant
improvement in compression efficiency compared to
existing bitmask based compression. This section
briefly describes bitmask-based code compression
[6], and highlight the challenges in employing
bitmaskbased technique for test data compression.

Fig 1. Data Compression Testing Methodology

In general, combinational circuits are not pseudo
exhaustively testable, and deterministic test sets have
to be applied if the circuit is not allowed to be
segmented by test points for timing or area reasons. A
deterministic "test per clock" scheme may be
implemented by designing an appropriate feedback
function of a non-linear feedback shift register
[DaMu8 11, or by including additional circuitry
between an LFSR and the CUT which maps random
patterns to deterministic test patterns [AkJa89,
DUFA95, ToMc95b, ChPr951. The first solution is
only feasible for small circuits and test sets, and the
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Bitmask-based compression is an enhancement on the
dictionary- based compression scheme, that helps us
to get more matching patterns. In dictionary-based
compression, each vector is compressed only if it
completely matches with a dictionary entry. As seen
in Fig. 2, we can compress up to six data entries using
bitmask based compression.

this word with past data. This past data is stored in a
dictionary, which is constructed from a content
addressable memory. Initially all the entries in the
dictionary are empty & 4-bytes are added to the
front of the dictionary, while the rest move one
position down if a full match has not occurred. The
larger the dictionary, the greater the number of
address bits needed to identify each memory
location, reducing ompressionperformance. Since the
number of bits needed to code each location address
is
a
function
of
the
dictionary size
greater compression is obtained in comparison to the
case where a fixed size dictionary uses fixed address
codes for a partially full dictionary.In the system, the
data stream to be compressed enters the compression
system, which is then partitioned and routed to the
compressors.

Fig 2. Bitmask-based test Data Compression

The compressed data is represented as follows. Those
vectors that match directly are compressed with 3
bits. The first bit represents whether it is compressed
(using 0) or not (using 1). The second bit indicates
whether it is compressed using bitmask (using 0) or
not (using 1). The last bit indicates the dictionary
index. Data that are compressed using bitmask
requires 7 bits. The first two bits, as before, represent
if the data is compressed, and whether the data is
compressed using bitmasks.
The next two bits indicate the bitmask position and
followed by two bits that indicate the bitmask pattern.
For example, the last data vector in Fig. 2 is
compressed using a bitmask. The bitmask position is
11, which indicates the fourth even bit position from
left. For this case, we have assumed fixed bitmasks,
which are always employed on even-bit positions and
hence only 2 bits are sufficient to represent the four
positions in a 8-bit data. The last bit gives the
dictionary index. The bitmask XORed with the
dictionary entry produces the original data. More
details on the types and positions of bitmasks will be
described in Section IV-B in the context of test data
compression. In this example, the compression
efficiency is 27.5%, based on the following formula
expressed as percentage:

Fig 3 Conceptual View of CAM
The Main Component- Content Addressable
Memory Dictionary based schemes copy repetitive or
redundant data into a lookup table (such as CAM)
and output the dictionary address as a code to replace
the data. The compression architecture is based
around a block of CAM to realize the dictionary. This
is necessary since the search operation must be done
in parallel in all the entries in the dictionary to allow
high and data-independent throughput.
Flow Graph

3. ALGORITHM
The algorithm uses a fixed width dictionary of
previously seen data and attempts to match the
current data element with a match in the dictionary. It
works by taking a 4-byte word and trying to match
International
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The number of bits in a CAM word is usually large,
with existing implementations ranging from 36 to 144
bits. A typical CAM employs a table size ranging
between a few hundred entries to 32K entries,
corresponding to an address space ranging from 7 bits
to 15 bits. The length of the CAM varies with three
possible values of 16, 32 or 64 tuples trading
complexity for compression.
The no. of tuples present in the dictionary has an
important effect on compression. In principle, the
larger the dictionary the higher the probability of
having a match and improving compression. On the
other hand, a bigger dictionary uses more bits to code
its
locations degrading compression when processing
small data blocks that only use a fraction of the
dictionary length available. The width of the CAM is
fixed with 4bytes/word.
Content Addressable Memory (CAM) compares input
search data against a table of stored data, and returns
the address of the matching data.

Managing
Dictionary
entries
Since the initialization of a compression CAM sets all
words to zero, a possible input word formed by zeros
will generate multiple full matches in different
locations. The compression system simply selects the
full match closer to the top. This operational mode
initializes the dictionary to a state where all the words
with location address bigger than zero are declared
invalid without the need for extra logic.
4. SIMULATION RESULTS
In this section, we give the compression performance

CAMs have a single clock cycle throughput making
them faster than other hardware and software-based
search systems. The input to the system is the search
word that is broadcast onto the search lines to the
table of stored data. Each stored word has a
matchline that indicates whether the search word and
stored word are identical (the match case) or are
different (a mismatch case, or miss).

and decompression of our approach.
Fig 5 Compression Waveform

Fig 4 Architecture of Compressor and decompressor

The matchlines are fed to an encoder that generates a
binary match location corresponding to the match
line that is in the match state. An encoder is used
in systems where only a single match is expected.
The overall function of a CAM is to take a search
word and return the matching memory location.

Fig 6 Decompression Waveform
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5. CONCLUSION
The various modules are designed and coded using
VHDL. The source codes are simulated and the
various waveforms are obtained for all the
modules. Since the Compression/Decompression
system uses Dictionary algorithm, speed of
compression[4] ,throughput is high. The Improved
Compression ratio is achieved in Compression
architecture with least increase in latency. The
High speed throughput is achieved. The total
time required to transmit compressed data is less
than that of transmitting uncompressed data.

Fig 9 Design Summary

There is a potential of doubling the performance
of storage / communication system by increasing
the available transmission bandwidth and data
capacity with minimum investment. It can be applied
in Computer systems, High performance storage
devices. The architecture provides inherent scalability
in future.
Fig 7. RTL Schematic
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